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It has been argued that current saturation in graphene field-effect transistors (GFETs) is needed to get
optimal maximum oscillation frequency (fmax). This paper investigates whether velocity saturation can
help to get better current saturation and if that correlates with enhanced fmax. We have fabricated
500 nm GFETs with high extrinsic fmax (37 GHz), and later simulated with a drift–diffusion model
augmented with the relevant factors that influence carrier velocity, namely: short-channel electrostatics,
saturation velocity effect, graphene/dielectric interface traps, and self-heating effects. Crucially, the
model provides microscopic details of channel parameters such as carrier concentration, drift and
saturation velocities, allowing us to correlate the observed macroscopic behavior with the local
magnitudes. When biasing the GFET so all carriers in the channel are of the same sign resulting in highly
concentrated unipolar channel, we find that the larger the drain bias is, both closer the carrier velocity to
its saturation value and the higher the fmax are. However, the highest fmax can be achieved at biases
where there exists a depletion of carriers near source or drain. In such a situation, the highest fmax is not
found in the velocity saturation regime, but where carrier velocity is far below its saturated value and the
contribution of the diffusion mechanism to the current is comparable to the drift mechanism. The
position and magnitude of the highest fmax depend on the carrier concentration and total velocity, which
are interdependent and are also affected by the self-heating. Importantly, this effect was found to
severely limit radio-frequency performance, reducing the highest fmax from 60 to 40 GHz.Introduction
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f Chemistry 2020control, medicine etc.1 For the sustainable development, new
materials with enhanced electronic properties are required.
Graphene is considered as a promising channel material for RF
eld-effect transistors due to its intrinsically high charge carrier
mobility (up to 2 105 cm2 V1 s1) and saturation velocity (4
107 cm s1).2–6 However, RF performance of the graphene eld-
effect transistors (GFETs) was limited until recently by several
factors, for example, a relatively high drain conductance due to
zero bandgap, a high graphene/metal contact resistance and the
extrinsic carrier scattering by charged defects.7–11 Continuous
efforts in the study of GFETs have resulted in an important
improvement of the RF gures of merit (FoMs): the extrinsic
cutoff (transit) frequency (fT,x) and maximum frequency of
oscillation (fmax).12–17 This enhancement has been enabled, in
particular, by the use of GFET models, which have allowed for
clarifying and overcoming RF performance limitations.18–27
Recently, values of fT,x ¼ 34 GHz and fmax ¼ 37 GHz for GFETs
with chemical vapor deposited graphene and a gate length (Lg)
of 500 nm were reported by some of us.28 These RF FoMs
outperform the ones obtained in other graphene-based tran-
sistors with similar Lg, although higher values were achieved for
shorter Lg.29 Furthermore, these values of fT,x and fmax surpassedNanoscale Adv., 2020, 2, 4179–4186 | 4179
Fig. 1 (a) GFET SEM image and (b) schematic view (not drawn to scale)
of the gate region indicated in (a). The dashed rectangle encloses the

































































































View Article Onlinethose of the best Si MOSFETs with similar gate lengths.30 The
achievement has been obtained by a combination of different
improvements of the GFET design and fabrication process that
have resulted in high saturation velocity, low contact resistance,
and reduced extrinsic pad capacitances.
A question that remains to be answered is whether operating
the GFET in a saturation velocity regime actually helps to get the
highest fmax. The resolution to this problem needs a simulation
tool that considers the factors that affect the current saturation,
namely, short-channel effects, velocity saturation effects, and
self-heating effects (SHE). Our preliminary analysis indicated
that these effects can be signicant when a GFET works at
relatively high drain elds, above 1 V mm1. In previous works,
a self-consistent simulator that accounted for short-channel
and velocity saturation effects was developed to investigate
the RF performance and scalability of GFETs.24,25 That simulator
has been updated in the present work including the SHE with
two purposes: to study the DC and RF performance of the
prototype 500 nm GFET presented in ref. 28 and to explore
whether there is still room for fmax improvement by exploiting
the saturation velocity regime.
This paper thoroughly studies the impact of drain current
saturation on RF performance as the interplay between carrier
concentration (the gradient of which triggers the diffusion
current) and velocity, which has only been slightly addressed
before.21 To investigate GFET performance, we follow an
approach that consists rstly in solving the dri–diffusion
equation self-consistently with the two-dimensional Poisson's
equation to get the DC characteristics.24 This set of equations is,
in turn, coupled with the heat transfer equation that models the
SHE. Then RF performance is obtained from a quasi-static
small-signal model, whose parameters are extracted from line-
arization of the DC simulations.25 Such a methodology is thor-
oughly described in Methods. The combined analysis of DC and
RF simulations allows us to assess the inuence of graphene
electrical properties as the saturation velocity and low-eld
mobility, and other limiting factors as, for instance, the
contact resistance, the interface traps and extrinsic capaci-
tances. Thereby, we have obtained insights on the mechanisms
dening the DC and RF performance of GFETs, which are dis-
cussed in Results and discussion. Particularly, we have
addressed the question whether velocity saturation can help to
get better current saturation and if that correlates with
enhanced fmax. Finally, the conclusions are drawn in the
Conclusions section.
Methods
Device structure and description of the self-consistent
simulator
To investigate the bias dependence of RF performance and its
relation with current saturation, we have numerically investi-
gated the prototype GFET with high extrinsic fT,x and fmax
described in ref. 28. Fig. 1 shows the GFET scanning electron
microscope (SEM) image of the device and a schematic view of
one of the two ngers. The GFET gate length and total gate
width were Lg ¼ 500 nm and Wg ¼ 2  15 mm, respectively. The4180 | Nanoscale Adv., 2020, 2, 4179–4186length of each ungated region of the channel was Lung ¼
100 nm. The graphene layer was encapsulated between insu-
lating layers of Al2O3 and SiO2 with thicknesses of tt ¼ 22 nm
and tb ¼ 1 mm, respectively. The relatively thick SiO2 allows for
reduction of the parasitic pad capacitances.28 High-resistivity
(larger than 10 kU cm) silicon was used as substrate with the
aim of minimizing the substrate-related microwave loss in the
GFET contact pads and transmission lines of the prospective
devices.31 Details on the GFET fabrication are included in
Section S1 of the ESI.†
The GFET was simulated using the method described in ref.
24 and 25, which consists in solving self-consistently 2D Pois-
son's equation and 1D dri–diffusion transport equation. The
dashed rectangle in Fig. 1(b) encloses the active area of the
transistor and corresponds to the domain where the Poisson's
equation is solved. The simulator obtains the stationary distri-
butions of graphene electrical parameters along the channel as
a function of the voltages applied to the gate-source and drain-
source terminals (Vgs and Vds, respectively). Specically, it is
possible to get the local parameters such as the charge carrier
concentration for both electrons (n) and holes (p), the carrier
eld-dependent mobility (m), the separate currents and carrier
velocities driven by both dri (ndri) and diffusion mechanisms
(ndiff), the Dirac energy (ED ¼ qj) and the quasi-fermi energy
(EF¼qV). The details of the simulator and the different carrier
velocity denitions used in this work can be found in Sections
S2 and S3, respectively, of the ESI.† Key parameters as the at-
band voltage (Vgs0), the residual charge carrier concentration
(r0), the low-eld mobility (mLF), and the contact resistance (Rc)
were extracted from measured low-Vds transfer curves (Ids–Vgs)
with holding time of 1 s at each bias point (see Section S4 of the
ESI†). Aer that, we tted the measured output characteristics
(Ids–Vds), which were obtained upon application of a holding
time of 30 s per measured point. That time is long enough for
the trapping/de-trapping processes to stabilize at high elds.32
The tting parameters are the interface trap density (Nit), the
energy of optical phonons (ħU), whose emission limits carrier
dri velocity, and the effective thermal resistance (Rth). The
latter will be discussed below. The model for the saturation
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Fig. 2 Carrier saturation velocity as a function of the carrier
concentration for different temperatures. The value of the optical

































































































View Article Onlinewhere T is the temperature, and rsh(y) ¼ n(y) + p(y) is the local
carrier concentration at the position y in the channel. The









Eqn (1) and (2) show that saturation velocity strongly
depends on carrier concentration. Moreover, an increase in
temperature slightly decreases nsat. These dependencies can be
seen in Fig. 2, where nsat has been represented for typical values
of carrier concentration at several temperatures.
We have used the following equation to model the eld-
dependent mobility m(y) as a function of the local electric eld










Here, a value of 1 has been used for the parameter g, consis-
tently with numerical studies of electronic transport in single
layer graphene relying on Monte Carlo simulations.34
Unlike our previous works, we have included the SHE in the
self-consistent loop of the GFET simulator. This means that we
assume that the temperature of the GFET rises because the heat
dissipated in graphene by the Joule effect nds difficulty to
spread out of the device through the surrounding layers. By
using the simplest thermal model, the temperature of the gra-
phene channel can be expressed as:
T  T0 ¼ RthPdis (4)
where T0 ¼ 300 K is the temperature of the heat sink, assumed
to be the environment temperature of the transistor and Rth is
an effective thermal resistance that embraces all the paths
through which the heat is dissipated. Pdis is the dissipated
power in the GFET, which takes the following form:
Pdis ¼
IdsV 0ds (5)This journal is © The Royal Society of Chemistry 2020where V
0
ds ¼ Vds  IdsRc is the intrinsic drain-to-source voltage.
This model considers an average temperature for the whole
graphene sheet, so it neglects any local temperature deviation.
It also neglects any temperature deviation at the proximities of
the contacts, which could be a problem for graphene devices
with Lg below 300 nm.35 Our previous measurements indicate
that we can neglect the heat dissipated through the gate stack
and at the proximity of the contacts,28 so the applied model is
expected to work properly for the analyzed device.
Using the values for mobility and carrier concentration ob-
tained in this study we estimate the mean free path (MFP) by the
semiclassical model described in ref. 6 in the 10–100 nm range.
Since the MFP is much shorter than the source-to-drain length
(Lg + 2Lung), it is conrmed that the dri–diffusion transport
mechanism is appropriate for describing the electronic trans-
port in the examined GFET. Transistors with shorter channel
lengths should be analyzed with ballistic or quantum models,
which is beyond the scope of this work.Small-signal model of the GFET and derived RF performance
For the analysis of the RF performance, we consider the GFET as
a two-port network in common-source conguration. The
device is characterized by its extrinsic admittance matrix Y. This
matrix is calculated in two steps. First, the intrinsic admittance
matrix Y0 is determined by the intrinsic small-signal equivalent
circuit model assuming quasi-static operation.36 Then the
extrinsic Y matrix is obtained embedding the intrinsic GFET in
a simplied extrinsic circuit of lumped elements, which
consists of parasitic resistances at each of the three terminals
and parasitic capacitances at both the input and the output
ports. Since tb [ tt, the back-gate capacitance is much smaller
than the top-gate capacitance, so we can neglect the inuence of
the substrate capacitance in Y0. Tunneling currents through any
of the dielectrics are also neglected.
Transconductance gm and output conductance gsd can be
obtained from the derivatives of Ids respect to the intrinsic bias
voltages V
0
gs ¼ Vgs  IdsRc=2 and V
0
ds, respectively. Then, the
small-signal capacitances are determined from the charges
associated to each of the terminals (Qi, with i ¼ s, d or g). They
have been dened assuming a charge conserving Ward–Dut-
ton's linear charge partition scheme.36 The transcapacitances
Cgs, Cgd, Csd, Cdg are obtained as the derivative of charge at
terminal i with respect to the intrinsic voltage at terminal j,
Cij ¼ dQi=dV 0j : For the calculation of the small-signal param-
eters, we assume that the temperature is constant at a given bias
point. A full description of the small-signal parameter and
extrinsic admittance matrix calculation can be found in Section
S5 of the ESI.† Finally, the RF FoMs fT,x and fmax are extracted
from the current gain and unilateral power gain that result from
the Y matrix.37Results and discussion
First, we reproduced the experimental DC characteristics
following the methodology described in Methods. Fig. 3(a)
shows the measured output characteristics of the GFET andNanoscale Adv., 2020, 2, 4179–4186 | 4181
Fig. 4 Measured (circles) and modelled (dotted lines) Y-parameters as
a function of the frequency for a GFET biased at Vds ¼ 1.1 V and Vgs ¼
0.5 V, corresponding to the highest measured fT,x ¼ 34 GHz and fmax ¼
37 GHz.
Fig. 3 (a) Measured (squares) and modelled (solid lines) DC output
characteristics of a GFET. Dashed lines correspond to the simulated
current neglecting SHE. (b) GFET temperature as a function of the

































































































View Article Onlinetheir comparison with the simulations, where the parameters
used are presented in Table 1. The estimated Nit was found to
be lower than 1012 eV1 cm2, a value below which the
inuence of interface traps is negligible, as shown in Section
S8 of the ESI.† The best tting value of the Rc is 11 U, which
includes the metal/graphene contact resistance at both drain
and source together with the access resistances of the unga-
ted graphene regions. Thus, the width specic contact
resistivity results in RcWg/2 ¼ 165 U mm. The width specic
metal/graphene contact resistivity of approximately 90 U mm,
evaluated applying the drain resistance model to the transfer
characteristic, agrees with the value of 95 U mm obtained by
transfer length measurements (which exclude access resis-
tance). From the tting done in Fig. 3(a), we obtained a value
of 2.7  104 K W1 for the Rth, which agrees with the order of
magnitude of calculations based on the model by Pop
et al.,22,33 of around 3–4  104 K W1. Our simulator also
allowed us to calculate GFET temperature as a function of the
bias, shown in Fig. 3(b), and ranging between 300 and 1000 K.
The simulated temperatures are similar to the ones obtained
in previous works analyzing gate leakage current as




r0 2.9  1011 cm2





Rth 2.7  104 K W1
4182 | Nanoscale Adv., 2020, 2, 4179–4186Next, we have benchmarked the small-signal model against
the experimental Y-parameters. Fig. 4 shows the measured Y-
parameters in the 1–50 GHz range at Vds ¼ 1.1 V and Vgs ¼
0.5 V, which correspond to the bias with the highest measured
fT,x ¼ 34 GHz and fmax ¼ 37 GHz. The four elements of the
complex admittance matrix are compared against our calcula-
tions. The intrinsic Y0 was directly extracted from the quasi-
static small-signal model, while the values of gate series resis-
tance Rg, the parasitic gate-to-source and drain-to-source
capacitances, Cpgs and Cpds, respectively, were optimized to t
themeasured Y-parameters. Both series resistances at drain and
source, Rd and Rs, were assumed to be Rc/2. In addition to the
good agreement between simulated and measured Y-parame-
ters in the whole range of examined frequencies, Fig. S4 in the
ESI† shows that the extracted values of Cpgs and Cpds, presented
in Table 2, are similar to the ones measured from an open GFET
structure (i.e. without the graphene layer), which conrms the
validity of our approach.
Using the parasitic elements found in the previous step, we
analyzed the bias dependence of fT,x and fmax. The results are
compared with measurements in Fig. 5, showing similar trends.
A more detailed insight on the bias dependence of RF perfor-
mance can be obtained from the map of fmax shown in Fig. 6(a).
A total of four maxima with fmax of 40 GHz are observed and
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Fig. 6 (a) Bias dependent fmax map. It presents four maxima labelled as
A, B, C and D. Dashed lines represent the locus of considered drain bias
points for fmax plot shown in (b) and |gm/gsd| plot in (c). Trans-
conductance, gm, and output conductance, gsd, are represented in (d)
and (e), respectively. (f) and (g) show average drift velocity and satu-
ration velocity, respectively. Dashed lines correspond to the case
where SHE have been switched off.
Fig. 5 Measured (squares) and modelled (solid lines) of (a) fT,x and (b)
fmax as a function of the drain bias. Dashed lines represent fmax and fT,x

































































































View Article Onlinepositive drain bias while B and Dmaxima at negative drain bias.
Note that when gate voltage is equal to the Dirac voltage (i.e.
Vgs ¼ VD z Vgs0 + Vds/2), transconductance gm changes its sign,
which makes fmax 0. On top of that, for a given drain bias
polarity, e.g. negative, the B maximum is located at Vgs < VD,
which corresponds to a unipolar p-channel with the pinch-off
close to the drain side, while at Vgs > VD, the D maximum
corresponds to a unipolar n-channel with pinch-off close to the
source side (see carrier distributions shown in Section S7 in the
ESI†). Those maxima A, B, C and D are located at biases where
there is a drop in the total carrier concentration close to the
source or to the drain edges.
It has been argued that the highest fmax needs current satu-
ration in GFETs. To get the desired current saturation, it has
been proposed that GFET operation close to the carrier velocity
saturation regime is helpful.17,21,39,40 Here we critically review
this idea by means of Fig. 6, which helps to visualize the
connection between the dri velocity and the small-signal
parameters (gm and gsd). Firstly, in Fig. 6(a) we have plotted
the bias dependence of fmax, which displays four maxima.
Notably, the bias locations of those maxima roughly coincide
with the |gm| peaks (see Fig. S5 in the ESI†), so the |gm| maxima
seem to be an adequate approximate rule to select the bias point
if the intended FoM is fmax. However, theremay be other options
to choose the bias point depending on the targeted FoM, for
instance, maximization of linearity, noise minimization, etc.
For a deeper insight in Fig. 6(a), we analyzed fmax evolution at
two different constant Vgs, the rst at Vgs ¼ 1.1 V passing
through the maximum B (dashed blue line), and the second at
Vgs ¼ 1.0 V (dashed green line) passing far away from the
maximum B. The resulting plot is shown in Fig. 6(b). We chose
bias B because it presents a higher voltage gain (ratio |gm/gsd|)This journal is © The Royal Society of Chemistry 2020than bias D, as can be seen in Fig. 6(c). GFETs tend to present
very low voltage gains due to the relatively large values of gsd41–44
but in this work we show that this is not an obstacle to reach
high power gain. For Vgs ¼ 1.1 V case, the B maximum is
reached at Vds ¼ 0.86 V, while for Vgs ¼ 1.0 V there is no an
absolute maximum of fmax, being fmax amonotonous function of
Vds, instead. Analyzing the average dri velocity in Fig. 6(f), we
conrm the expectation that, far from the B maximum, the
higher the dri velocity is (even approaching the saturation
velocity), the better fmax and the current saturation are, as
shown in Fig. 6(b) and (e), respectively. This behavior indeed
happens for biases far away from the Dirac voltage, where the
channel behaves as unipolar. However, the largest fmax is
observed at biases near the crossover between unipolar and
bipolar behavior such as the B point, where it does not hold that
the highest dri velocity, represented in Fig. 6(g), gives the
largest fmax, represented in Fig. 6(b). Fig. 6(d) and (e) show that
a high value of gm together with a relatively low value of gsd, i.e.
a high voltage gain, is needed to reach the highest fmax possible.Nanoscale Adv., 2020, 2, 4179–4186 | 4183
Fig. 8 Maximum fmax as a function of the Rth. It has been calculated
within the 3rd quadrant of the coordinate plane (Vgs–VD, Vds) with |Vds|

































































































View Article OnlineThe bias point B and the bias corresponding to the maximum of
|gm| slightly differ because fmax depends in a complex way not
only on gm, but on gsd, the transcapacitances and the parasitic
elements.45
On the other hand, fmax is not the highest possible when the
GFET is operated far away from Dirac voltage, and this can be
explained by the degraded gm and gsd, as shown in Fig. 6(d) and
(e), respectively. The degradation of gm and gsd at bias E respect
to the bias B is caused, in turn, by a decrease in the dri velocity
because of the larger carrier concentration. The bias that
maximizes RF performance is thus the result of a complex
interplay between carrier concentration and carrier velocity in
graphene, where self-heating plays a signicant role.
A local analysis of the carrier velocities along the channel at
both biases E and B (Fig. 7) reveals more details on the central
question of this paper, namely, if velocity saturation is needed
for the highest fmax. As there are two transport mechanisms at
play (dri and diffusion), we have introduced in S3 of the ESI,†
as a matter of convenience, the denitions of dri, diffusion
and total velocities that can be directly compared with the
saturation velocity. At the E bias, where the channel is unipolar
p-type, Fig. 7(d) shows that ndri dominates over ndiff and is
roughly 50% of nsat. The ratio ndri/nsat could be increased up to
100% with a higher drain bias; for instance, it is 64% for Vds ¼
1.2 V, according to Fig. 6(f). However, at the B point, where the
pinch-off is near the drain side, diffusion contribution is much
higher with ndiff/ndri around 40% near the drain, being ndri/nsat
45%, as can be seen in Fig. 7(b). Therefore, our results do not
support that operating in the regime of velocity saturation
results in the highest fmax.
To assess the impact of SHE, we have shown in Fig. 3(a) how
SHE affects drain current, aer switching it on and off in the
simulations. It can be observed that current saturation isFig. 7 Distribution along the channel of relevant parameters at bias
points labelled as B and E in Fig. 6(a). Solid lines correspond simulations
with activated SHE (T ¼ 571 K at bias B and 723 K at bias E) and dashed
lines to simulations switching off the SHE (T ¼ 300 K). (a) Electron and
hole concentration at bias B and (c) at bias E. (b) Saturation velocity and
carrier velocity broken down into drift and diffusion velocities at bias B
and (d) at bias E.
4184 | Nanoscale Adv., 2020, 2, 4179–4186a result of self-heating, which is triggered at |Vds| > 0.6 V.
Additionally, Fig. 5–7 also show the SHE impact on the different
parameters of the GFET. At biases near maximum values of fmax,
SHE are prominent and graphene temperature reaches 700 K.
Importantly, Fig. 8 shows that SHE degrade the value of fmax
from 65 to 40 GHz, mainly due to a decrease in vdri, which
reduces gm from 0.4 to 0.3 mS mm
1 despite the larger ndri/nsat
ratio. This way, it can be concluded that high temperatures limit
the RF performance of GFETs. Pop's model for thermal resis-
tance22,33 can estimate a reduction of up to 90% if the SiO2 was
substituted by a material like sapphire, which exhibits
a thermal conductivity 30 times higher. This would mean an
increase in fmax to almost the level of SHE-free GFETs, according
to Fig. 8 and assuming that all the power is dissipated through
the substrate. More details on the impact of SHE on RF
performance can be found in Section S9 of the ESI.†Conclusions
In this work we analyze the inuence of carrier velocity satu-
ration on the RF performance of GFETs by means of a dri–
diffusion self-consistent simulator. The model includes
a number of effects dening the current saturation, namely, the
two-dimensional electrostatics, saturation velocity effects, and
self-heating effects, which are especially relevant at short
channels and/or large drain bias. First, we optimized the model
parameters to t the experimental DC characteristics of
a prototype GFET. Then, the measured Y parameters were
reproduced by tting the values of the parasitic capacitances
and the gate series resistance using the GFET small-signal
equivalent circuit. We simulated the bias dependence of the
measured RF FoMs and we discussed the role played by satu-
ration velocity in dening the highest fmax. For biases far from
the Dirac voltage, where the channel is unipolar and highly
concentrated, a higher dri velocity results in a larger fmax.
However, the largest fmax are located at biases close to the onset
of bipolar conduction and far from the saturated velocity
regime. In that scenario the pinch-off point is close to either the
source or drain edge and dri velocity there is no longer satu-
rated. This is caused by the combined effects of carrier
concentration and total velocity, which are interdependent.

































































































View Article Onlinebiases because of the self-heating. Based on these results,
further optimization of the GFET design for applications in
advanced RF electronics can be done by selecting the appro-
priate bias and reducing the effects of self-heating.Authors contributions
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